G

Physical Design Engineer

G.t.d Technologies

Hyderabad, Telangana, India · Full Time

Be the first to apply

Experience
8+ yrs
Salary
—
Openings
1
Posted
23 hours ago
Work mode
In office
Education
B.Tech / B.E.
Eligibility
Candidates with B.Tech or B.E. degrees in any specialization are eligible to apply.
Resume
Required to apply

Where you'll work

Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.

Job description

Job Overview

Join G.t.d Technologies, a company specializing in semiconductor manufacturing, as a Physical Design Engineer based in Hyderabad, India. This role demands leading chip and block-level physical design projects from RTL to GDSII, adhering to AMD workflows and ensuring high-quality standards.

Key Responsibilities

  • Lead full chip/block-level physical design efforts spanning from RTL to GDSII implementation.
  • Apply AMD flow methodologies rigorously to maintain design quality and compliance.
  • Handle critical design tasks including floorplanning, placement, clock tree synthesis (CTS), routing, timing optimization, IR drop analysis, and electromigration (EM) closure.
  • Collaborate closely with teams covering front-end design, Design for Test (DFT), and physical verification to guarantee integration cohesion.
  • Oversee project timelines, monitor quality metrics, and provide technical leadership to resolve engineering challenges.
  • Manage signoff activities involving static timing analysis (STA), layout versus schematic (LVS), design rule checking (DRC), and power verification with industry-standard EDA tools.
  • Mentor junior physical design engineers through reviews and hands-on technical guidance.

Required Skills and Qualifications

  • Minimum of 8 years’ practical experience in block or chip-level physical design.
  • Mandatory advanced expertise working with AMD physical design flows.
  • Proficient use of electronic design automation (EDA) tools including Cadence Innovus, Synopsys ICC2, PrimeTime, Voltus, RedHawk, and Mentor Calibre.
  • Comprehensive knowledge of timing analysis, power optimization, congestion mitigation, and signal integrity.
  • Experience with cutting-edge semiconductor process technologies at 7nm node, 5nm, or more advanced nodes.
  • Excellent abilities in troubleshooting and problem resolution associated with physical design.
  • Strong communication, leadership qualities, and skills in coordinating cross-functional teams.

Eligibility

Applicants should hold a B.Tech or B.E. degree in any specialization.

Minimum education

Bachelor's Degree

How they work

Communication Teamwork & Collaboration Problem Solving Leadership

Leave it if you'd like a reply — we won't use it for anything else.

Click to browse, drag & drop, or paste a screenshot

PNG, JPG, GIF, MP4, WebM, MOV · Max 20MB each · Up to 5 files

🤖
Online · instant AI help
Broxer