Senior Lead CPU Static Timing Analysis Engineer
Hyderabad, Telangana, India · Full Time
Be the first to apply
- Experience
- 1+ yrs
- Salary
- —
- Openings
- 1
- Posted
- 4 days ago
- Work mode
- In office
- Education
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field
- Resume
- Required to apply
Where you'll work
Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.
Job description
Company Overview
Qualcomm India Private Limited invites applications for a senior-level CPU Static Timing Analysis (STA) engineering role within its Engineering Group, specifically the Hardware Engineering division.
Role Summary and Qualifications
Candidates with qualifications in Computer Science, Electrical/Electronics Engineering, or closely related fields are eligible. Experience requirements vary depending on educational background:
- Bachelor's degree with at least 3 years in Hardware Engineering or related areas.
- Master's degree with at least 2 years in Hardware Engineering or related areas.
- PhD with a minimum of 1 year in Hardware Engineering or related areas.
- Alternatively, candidates with a Master's degree and 6+ years of relevant Hardware Engineering experience are also considered.
Key Technical Expertise Required
- Strong proficiency in Place & Route using tools such as FC or Innovus.
- Complete ASIC development flow experience emphasizing low power, performance, and area optimization.
- Expertise in static timing analysis using Primetime and/or Tempus tools.
- Skillful in generating and validating timing constraints.
- Experience managing multiple power domains with complex UPF/CPF specifications.
- Proficient in formal verification techniques using tools like Formality or Conformal.
- Programming skills in Perl/Tcl, Python, and C++.
- Ability to problem-solve and debug ASIC development effectively.
- Knowledge of CPU microarchitecture and its critical timing paths.
- Familiarity with low power implementation methodologies and high-speed CPU design.
- Experience with Clock Tree Implementation techniques relevant to high-speed designs.
- Exposure to constraint management tools and Verilog coding practice.
Additional Information
Qualcomm values inclusivity and is an equal opportunity employer. Reasonable accommodations will be provided for individuals with disabilities during the hiring process upon request. Applicants must adhere to company policies, particularly concerning security and confidentiality of proprietary information.
Qualcomm does not accept unsolicited resumes from staffing or recruiting agencies. Applications must be submitted by candidates directly.
Level
Senior
Minimum education
Bachelor's Degree