Lead Customer Engagement Engineer - Liberate
Shanghai, China · Full Time
Be the first to apply
- Experience
- Any
- Salary
- —
- Openings
- 1
- Posted
- 1 week ago
- Work mode
- In office
- Resume
- Required to apply
Where you'll work
Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.
Job description
About the Role
At Cadence, we seek visionary leaders and innovators committed to shaping the future of technology. As a Lead Customer Engagement Engineer for Liberate, you will empower Foundry PDK and Design Service teams to deploy high-quality standard cell, IO, and memory libraries using the Cadence Liberate Characterization Suite. This position centers on library modeling, characterization technology file development, and enabling design-ready reference flows that meet foundry signoff standards.
Key Responsibilities - Foundry PDK Team Support
- Assist foundry PDK teams in creating, validating, and maintaining Liberate characterization techfiles for standard cell, IO, and memory libraries.
- Collaborate with foundry teams to establish SPICE corner, PVT, and RC parameter assumptions for library signoff purposes.
- Enable production of signoff-quality Liberty models, including NLDM, CCS, and CCSP, in accordance with foundry specifications.
- Support characterization activities focusing on timing, power consumption, leakage, noise, and signal integrity for advanced technology nodes.
- Facilitate PDK qualification and IP vendor enablement through rigorous library quality verification and debugging.
- Coordinate with modeling and signoff teams to maintain alignment between library models and downstream static timing analysis, power, and reliability assessments.
Key Responsibilities - Foundry Design Service Team Support
- Create and maintain reference design flows for standard cell, IO, and memory libraries adopted by foundry design service teams.
- Support the integration of Liberate libraries into design implementation and signoff workflows.
- Offer expert guidance on library utilization, corner selection, and modeling compromises relevant to large SoC projects.
- Assist in selecting characterization models suitable for pre-layout, post-layout, ECO, and signoff phases.
- Help design service teams troubleshoot timing, power, signal integrity, and convergence challenges related to library quality.
- Promote the adoption of reusable and standardized library handoff processes across diverse design service projects.
We’re Doing Work That Matters
Join us in tackling complex challenges that others cannot address, contributing to meaningful technological advancements.