- Experience
- 5+ yrs
- Salary
- —
- Openings
- 1
- Posted
- 6 days ago
- Work mode
- In office
- Education
- Bachelor's in Electrical or Computer Engineering
- Resume
- Required to apply
Where you'll work
Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.
Job description
About the Role
The Silicon Platform Team serves as the research and development middleware hub for chip creation within the company. This team manages the entire chip design process, spanning Logic Synthesis, Design for Testability (DFT), Backend Design, Physical and Static Timing Analysis (STA) signoff, as well as Power Integrity, IR drop, and Electromagnetic Compatibility concerns. Additionally, the team handles tape-out, mass production, packaging, testing, and verification at the board level. Collaboration is frequent with front-end chip teams across various business units to advance R&D efforts and enable mass manufacturing deployment.
Key Responsibilities
- Lead the physical implementation of critical blocks, subsystems, or SoCs, progressing from netlist stage all the way to GDS layout, including feasibility assessment in early project phases.
- Drive the signoff process related to Power Integrity (PI), Power Verification (PV), and timing closure at the block, subsystem, or SoC level and ensure successful closure.
- Enhance power, performance, and area (PPA) characteristics of high-performance cores through optimization techniques.
- Collaborate intensively with teams responsible for RTL, synthesis, DFT, and STA to diagnose root causes of complex design challenges and guide problem resolution.
Qualifications
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.
- At least five years of hands-on experience in physical design or physical implementation.
- Proven ownership of complex digital blocks, subsystems, or SoCs through all stages from netlist development to tape-out.
- Proficient with leading industry physical design tools such as Synopsys ICC2 and Cadence Innovus.
- Experience in floorplanning, partitioning schemes, and achieving timing closure across multiple design blocks.
Preferred Qualifications
- Familiarity with advanced semiconductor process nodes including 7nm, 5nm, 3nm, and 2nm.
- Experience handling complex blocks or subsystems such as AI cores, DDR/Ethernet PCS, PCIe, UCIe interfaces, Networks on Chip (NOC), or CPU/GPU/NPU subsystems and memory controllers for server-grade chips.
About the Company
Established in 2012, ByteDance aims to inspire creativity and improve life quality. The company boasts a portfolio exceeding a dozen products, featuring global hits like TikTok, Lemon8, CapCut, and Pico, alongside platforms tailored for the China market such as Toutiao, Douyin, and Xigua. ByteDance’s products facilitate greater ease and enjoyment in content creation and consumption.
Why Join Us?
Inspiring creativity is central to our mission, and our innovative products empower authentic expression, discovery, and connection. We pride ourselves on our global and diverse team culture, driven by curiosity, humility, and a spirit of impactful innovation. We perpetuate an "Always Day 1" mindset that fosters continuous breakthroughs. Together, we create significant value for communities, users, and ourselves.
Diversity & Inclusion
ByteDance is dedicated to cultivating an inclusive work environment that values an employee’s abilities, experiences, and distinctive viewpoints. Our global reach is mirrored in our workplace diversity. We celebrate varied voices and strive to build a culture that represents the communities we serve worldwide. We are passionate about fostering diversity and welcome you to share in this commitment.
Minimum education
Bachelor's Degree