Physical Design Engineer (Full-Chip / SoC-Level)
Singapore · Full Time
Be the first to apply
- Experience
- 5+ yrs
- Salary
- —
- Openings
- 1
- Posted
- 4 days ago
- Work mode
- In office
- Education
- Bachelors in Electrical Engineering or Computer Engineering
- Resume
- Required to apply
Where you'll work
Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.
Job description
About the Role and Team
The Silicon Platform Team is a critical R&D middleware group responsible for the entire chip development life cycle within the organization. Their scope encompasses logic synthesis, design for testability (DFT), backend design, physical layout, static timing analysis (STA) signoff, as well as power integrity, IR drop, and electromagnetic compatibility (EMC). They also manage tape-out, mass production, packaging, testing, and board-level verification. Collaborating closely with front-end chip teams across various business units, the team propels R&D advancements and enables efficient mass production.
Key Responsibilities
- Take full ownership of the entire chip or SoC physical design process from early physical planning through to final GDSII tape-out.
- Develop the overarching physical design strategy for the chip, including determining die size, target utilization, and floorplanning approaches.
- Lead block partitioning efforts, plan pin and bump placements, and design the clock architecture.
- Implement a hierarchical methodology for physical design execution.
- Drive convergence and integration across all physical-design blocks and subsystems to ensure design coherence.
Minimum Qualifications
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.
- At least 5 years of professional experience in physical design or physical implementation.
- Proven track record of managing full-chip or SoC physical implementation projects from planning stages through tape-out delivery.
- Proficiency with industry-standard physical design tools such as Synopsys ICC2 and Cadence Innovus.
- Solid knowledge of chip-level floorplanning, clock architecture design, and hierarchical design methodologies.
Preferred Qualifications
- Experience working with advanced semiconductor nodes such as 7nm, 5nm, 3nm, or 2nm process technologies.
- Hands-on experience with full-chip design projects involving server-level CPUs, GPUs, NPUs, networking devices, or PCIe switches.
About the Company
Founded in 2012, ByteDance strives to inspire creativity and enrich lives through its diverse portfolio of products including TikTok, Lemon8, CapCut, Pico, and region-specific platforms like Toutiao, Douyin, and Xigua. They aim to facilitate entertaining, meaningful connections and content creation globally.
Why Join ByteDance
At the heart of ByteDance is a mission to inspire creativity. The company fosters an environment of curiosity, humility, and impact with diverse global teams. They emphasize an “Always Day 1” culture driving continuous innovation and breakthroughs. ByteDance values creating an inclusive workplace where diverse voices and backgrounds are celebrated and integrated into their mission to enrich life worldwide.
Minimum education
Bachelor's Degree