AMD

Staff Design Verification Engineer

AMD

Singapore · Full Time

Be the first to apply

Experience
Any
Salary
Openings
1
Posted
5 days ago
Work mode
In office
Education
Bachelor's or Master's degree
Resume
Required to apply

Where you'll work

Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.

Job description

About the Role

Join AMD as a Staff Design Verification Engineer focused on advancing verification for next-generation server memory products. This role involves leading verification efforts on DDR interface technologies, including modern memory protocols like DFI, DDR5, LPDDR5, and LPDDR6 across multiple DIMM variants.

Key Responsibilities

  • Collaborate with fellow verification engineers to create and implement comprehensive verification plans for DDR5, LPDDR5, and DFI systems in server hardware.
  • Gain thorough understanding of PHY’s role within the system encompassing hardware (silicon), firmware, BIOS, and software, ensuring all software components support memory interface capabilities.
  • Engage cross-functionally by interpreting RTL designs and microarchitectures to assist in planning and resolving verification issues along with IP/domain architects and design engineers.
  • Contribute to knowledge sharing and enhancement of verification methodologies within the team.
  • Provide post-silicon support for performance, power, and functional debugging alongside product teams.

Preferred Experience and Skills

  • Hands-on development of SystemVerilog/UVM-based testbenches, simulation environments, and functional coverage models targeting DDR5 and LPDDR5 memory interfaces.
  • Experience working closely with hardware, firmware, and software groups to align system memory architectures and proactively identify integration challenges early in design cycles.
  • Ability to develop Verification IPs (VIPs) and Bus Functional Models (BFMs) for memory interfaces, ideally from initial conceptualization to implementation.
  • Familiarity with simulation tools such as GLS, NLP, and XPROP.
  • Strong command of SystemVerilog assertions, constraints, and coverage aspects.
  • Background in formal verification techniques with practical tool application beyond standard usage.
  • Excellent presentation, managerial, and communication capabilities demonstrated through technical documentation, trainings, and executive interactions.

Academic Qualifications

Bachelor’s or Master’s degree in a relevant engineering or technical discipline is required.

Additional Information

AMD offers a supportive work environment located in Singapore, with comprehensive employee benefits. AMD is an equal opportunity and inclusive employer committed to diversity and accommodation throughout the hiring process. Candidates may be evaluated with the support of AI-assisted screening tools in alignment with AMD’s Responsible AI Policy. This posting is for an active vacancy.

Level

Mid

Minimum education

Bachelor's Degree

Tools & software

SystemVerilog required

How they work

Communication Teamwork & Collaboration Problem Solving Leadership

Leave it if you'd like a reply — we won't use it for anything else.

Click to browse, drag & drop, or paste a screenshot

PNG, JPG, GIF, MP4, WebM, MOV · Max 20MB each · Up to 5 files

🤖
Online · instant AI help
Broxer