Static Timing Analysis Design Engineer
Cork, County Cork, Ireland · Full Time
Be the first to apply
- Experience
- Any
- Salary
- —
- Openings
- 1
- Posted
- 1 month ago
- Work mode
- In office
- Resume
- Required to apply
Where you'll work
Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.
Job description
About the Role
A multinational semiconductor technology company based in Cork, Ireland is seeking a skilled Static Timing Analysis (STA) Design Engineer. This role involves executing static timing analysis, developing timing constraints, and optimizing timing performance to support the production of high-performance, high-quality, and low-power products. Collaboration with diverse teams is crucial to ensure timing closure and accurate timing model validation, ultimately contributing to successful product delivery.
Key Responsibilities
- Conduct static timing analysis and achieve timing closure for complex processing cores and complete system-on-chip (SoC) designs.
- Refine and advance methodologies and techniques related to STA and timing closure processes.
- Enhance accuracy within timing closure and optimize static and dynamic workflows to reduce project turnaround times.
- Ensure full compliance with established timing signoff checklists and criteria.
- Develop automation solutions for extracting and processing timing and power data efficiently.
- Contribute to project proposals by defining key milestones and deliverables.
- Execute and meet project objectives punctually while supporting production activities.
- Address and resolve technical challenges throughout all development phases to maintain smooth progression.
Candidate Requirements
- Proven expertise in using STA tools such as PrimeTime, PrimeShield, or Tempus for performing hierarchical analysis on large SoC designs.
- Practical experience with Tweaker, PrimeClosure, PTECO, or Tempus ECO tools for timing closure operations.
- Strong skills in automation scripting utilizing Python, TCL, or Perl languages.
- Comprehensive understanding of ASIC design flows from RTL to GDS.
- An interest in Design for Parametric Yield techniques is an advantage.
- Familiarity with extraction and circuit simulation tools is beneficial but not mandatory.
- Excellent problem-solving abilities, driven by results and capable of delivering practical solutions in research environments.
- Good communication and interpersonal skills essential for effective interaction within fast-paced, multidisciplinary engineering teams.