Broadcom

Foundation IP Design Engineer

Broadcom

Yishun, North Region, Singapore · Full Time

Be the first to apply

Experience
2+ yrs
Salary
—
Openings
1
Posted
1 day ago
Work mode
In office
Education
B.Sc Electrical Engineering
Resume
Required to apply

Where you'll work

Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.

Job description

Job Overview

We seek dynamic and enthusiastic memory design engineers to join our Central Engineering Group, becoming integral members of an elite memory team. This team focuses on developing memory compilers and custom macros applying the latest advances in process technology.

Key Responsibilities

  • Evaluate various memory architectures, emphasizing their tradeoffs and benefits
  • Create and design memory or circuit components at both gate and transistor levels
  • Conduct simulations and analysis on circuit designs using transistor-level simulation tools
  • Perform layout extraction followed by post-layout simulations and design verification
  • Handle floorplanning, physical implementation, and leafcell layout integration to assemble physical macros
  • Integrate and maintain characterization workflows to obtain timing and power metrics
  • Develop automation scripts to streamline characterization, simulation, and validation processes
  • Specify and verify behavioral and physical memory models
  • Prepare detailed documentation including design specifications, behavioral descriptions, and timing diagrams
  • Define silicon test plans and correlate silicon results with simulation data
  • Assist in debugging silicon-related issues

Required Skills and Expertise

  • Experience in developing memory compilers or custom digital circuits such as SRAMs, register-files, multi-port memories, ROM, and others
  • Strong knowledge of transistor-level circuit operation and device physics
  • Understanding of signal integrity, electromigration (EM), IR drop, and reliability analysis
  • Familiarity with behavioral and physical memory model creation and optimization
  • Knowledge of design-for-test (DFT) methodologies and chip-level integration techniques
  • Experience with test setups, silicon testing, and debugging is advantageous
  • Proficiency in operating simulators, scripting for automation, and tool usage
  • Strong communication, interpersonal, and leadership capabilities
  • Highly motivated, self-directed, and adept at managing multiple tasks efficiently

Educational Qualifications

A Bachelor of Science degree in Electrical Engineering along with a minimum of 2 years relevant experience is required.

Additional Information

Position code: R026763

Minimum education

Bachelor's Degree

How they work

Communication Time Management Leadership Interpersonal Skills Motivation
🤖
Online · instant AI help
Broxer