Experienced AMS Design Verification Engineer
London, England, United Kingdom · Full Time
Be the first to apply
- Experience
- Any
- Salary
- —
- Openings
- 1
- Posted
- 5 days ago
- Work mode
- In office
- Education
- Master's degree or PhD in Electrical/Computer Engineering or equivalent industrial experience
- Resume
- Required to apply
Where you'll work
Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.
Job description
About the Role
At Apple, we strive daily to innovate and produce products that positively impact people's lives. We are seeking a Design Verification Engineer to join our new Advanced Technology team based in London. This role offers a unique chance to contribute to pioneering mixed-signal designs, helping to deliver flawless first silicon that will delight millions of customers worldwide.
Responsibilities
In this position, you will develop comprehensive verification environments using SystemVerilog and the Universal Verification Methodology (UVM) to ensure multi-layer system designs are bug-free before silicon fabrication. Your work will span defining verification strategies, implementing self-checking environments, creating complex test scenarios and assertions, and collaborating closely with Analog and Digital Design teams. Beyond traditional verification tasks, responsibilities extend to:
- Performance-based analyses
- Design and execution of power-related testing for early power estimation
- Producing tests for design and test engineering units
- Gate-level verification focusing on power and timing aspects
- Support during lab bring-up activities
A dedicated part of this role involves spearheading research and developing innovative verification tools and techniques tailored for mixed-signal systems to enhance both effectiveness and quality.
Qualifications
- Proficient knowledge of SystemVerilog test-bench development and UVM
- Practical experience with constrained random verification environments
- Basic understanding of design principles to aid verification result analysis
- Solid grasp of Object Oriented Programming concepts
- Fluency in English is required
Preferred Skills and Experience
- Master's degree or PhD in Electrical or Computer Engineering, or equivalent industrial experience
- Exposure to AI and Machine Learning concepts is advantageous
- Hands-on experience with Assertion Based Verification methodologies
- Familiarity with system-level design using C++, Python, or Verilog
- Experience using FPGA emulation platforms
Inclusion and Accessibility
Apple is an inclusive and Equal Opportunity Employer committed to diversity, offering equal employment and advancement opportunities to all applicants regardless of minority status, gender, veteran status, or disability. We are dedicated to fair treatment and providing reasonable accommodations throughout the hiring process, demonstrating our belief that accessibility is a core human right. Apple values diverse perspectives as foundational to creating products for everyone and fosters a workplace culture where all employees feel they belong.
Minimum education
Doctorate