YS

Yogesh Saini

Final-year B.Tech student · VLSI Design Technology

Pilani, Rajasthan, India

@yogesh_saini

0 followers

🎓 B.Tech in Electronics and Communication Engineering (VLSI) at BK Birla Institute of Engineering Technology, Pilani · Graduating 2026

About

Final-year B.Tech student in VLSI Design Technology with a strong foundation in digital electronics, Verilog HDL, RTL design, and semiconductor fundamentals. Has hands-on experience with FPGA-based projects, simulation, and hardware implementation, and is seeking an entry-level opportunity in semiconductor and VLSI projects.

Experience

  • Lightweight Cryptography (LWC)
    CSIR-CEERI · Pilani
    Jun 2026 – Jul 2026

    Worked on ASCON-128 lightweight cryptography, focusing on FPGA-based implementation using Verilog HDL, RTL design, simulation, and functional verification.

  • Advanced Digital Design using HDL
    FUTUREWIZ · Noida
    Jun 2025 – Aug 2025

    Exposure to hardware description languages for digital circuits.

Education

  • B.Tech in Electronics and Communication Engineering (VLSI)
    BK Birla Institute of Engineering Technology, Pilani
    VLSI Design Technology · Jan 2023 – 2026
  • High School
    Bal Niketan Senior Secondary School, Pilani
    Apr 2021 – May 2022
  • Secondary
    Bal Niketan Senior Secondary School, Pilani
    Apr 2019 – May 2020

Skills

Projects

  • Ultrasonic Distance Measurement using FPGA
    Vivado, Verilog

    Designed an ultrasonic distance measurement system using FPGA and Verilog, interfacing an ultrasonic sensor and LCD display for real-time distance measurement.

  • CMOS Logic Gate Design and Simulation Using LTspice
    LTspice, NMOS, PMOS

    Designed and simulated basic CMOS logic gates including NOT, NAND, NOR, AND, and OR gates, and built transistor-level circuits using NMOS and PMOS devices.

  • ASCON-128 Lightweight Cryptography
    Verilog HDL, RTL, GitHub

    Design and implementation of ASCON-128 lightweight cryptography using Verilog HDL, including RTL design, simulation, and functional verification.

Courses & certifications

  • Cryptography Cyber Security · CSIR-CEERI
  • Digital System Design Verilog HDL · Futurewiz
  • VLSI Design · Internshala Trainings
  • CMOS Digital VLSI Design · NPTEL
  • System Design Through Verilog · NPTEL

Explore the Broxer community

🤖
Online · instant AI help
Broxer