Broxer
Broxer
Jobs Opportunities Network Articles Games
Log in Sign up
Jobs
Go to Jobs
Internships Govt jobs
Opportunities
Go to Opportunities
Competitions
Hackathons Competitions Quiz contests
Scholarships & Fellowships
Scholarships Fellowships
Events
Webinars Seminars Conferences Campus festivals
Learning
Workshops Bootcamps Skill programs Practice quizzes
Network
Go to Network
Companies Universities Colleges
Career tools
Free tools
Resume builder AI Mock Interview Skill Assessment
For employers
Hire on Broxer
Post a job Pricing & plans
More
Community
Circles Q&A
Read
Blog News
Broxer
About us
Help
Support
Help Center Report a bug Suggest a feature Contact us
Language
English
esc
↑ ↓ navigate ↵ open esc close Badges What the result badges mean A yellow lock means the feature isn’t on your current plan or you’re out of credits — opening it shows how to unlock/upgrade. A blue Sign in tag means you need to log in first to use it.
NS

Nishant Sreekanteswar

VLSI / Embedded Systems Student · FPGA and Verification Enthusiast

Bangalore, Karnataka, India

@nishant_sreekanteswar

LinkedIn

0 followers

🎓 B-Tech in Electronics & Communication Engineering at PES Institute of Technology · Graduated 2025

Follow Message

About

B.Tech Electronics and Communication Engineering student with hands-on exposure to VLSI flow, digital design, FPGA/embedded development, and verification using Verilog, SystemVerilog, and UVM. Also worked on Raspberry Pi-based automation and edge-AI projects, with familiarity across EDA tools and protocol design.

Experience

  • Internship
    AceMicromatic Manufacturing Technologies Pvt Ltd
    Feb 2025 – May 2025

    Raspberry Pi 3-based industrial automation with GUI development for machine monitoring.

  • Internship
    BEL Naval Systems
    Jun 2024 – Jul 2024

    Exposure to PCB testing, quality checks, and defense electronics workflows.

Education

  • PG Diploma in Advanced VLSI
    International Institute of Information Technology - Bangalore
    Advanced VLSI · Mar 2026 – Sep 2026
  • B-Tech
    PES Institute of Technology
    Electronics and Communication Engineering (ECE) · Sep 2021 – Aug 2025
  • 2nd PUC
    MES Kishore Kendra PU College
    (XII) · Jun 2019 – Jul 2021
  • SSLC
    Poorna Prajna Education center
    (X) · May 2018 – Jun 2019

Skills

2 to 5 years 2 to 5 years Several years of experience.
C
1 to 2 years 1 to 2 years A year or two of steady use.
VHDL Python Verilog Xilinx Ise SystemVerilog Digital Circuit Design
6 to 12 months 6 to 12 months Most of a year behind them.
FPGA Design
3 to 6 months 3 to 6 months A few months of practice with it.
UVM CMOS Genus Raspberry Pi development Coverage-driven verification
<3 months <3 months Just getting started - under three months. This is also what shows when a level has not been set.
SPI UART RS232 ASIC Design Synthesis (Synplicity) Static timing analysis (STA)

Tools / apps / platforms

<3 months <3 months Just getting started - under three months. This is also what shows when a level has not been set.
KiCad Linux VS Code Raspberry Pi Microsoft Windows The MathWorks MATLAB

Languages

Native / Bilingual Native / Bilingual Their first language, or as strong as one.
Kannada Speak
Fluent Fluent Comfortable using it for work.
English Speak
Basic Basic A few words and simple phrases.
Hindi Speak

Projects

  • Adder Tree Design
    Verilog, Cadence Genus

    Built and analysed multiple adder architectures and benchmarked power and timing performance.

  • MAC Unit using System Verilog — Functional Verification
    Verilog, SystemVerilog, Cadence Genus, Xilinx Vivado

    Designed, simulated, and verified a MAC architecture using EDA tools.

  • Parkinson’s Disease Detection — Embedded Deep Learning Convolutional Network
    Embedded System, Deep Learning, Machine Learning, Raspberry Pi-3

    Deployed real-time edge AI on Raspberry Pi and performed testing for stable hardware operation.

  • SPI Controller Core Verification
    UVM, Riviera-PRO

    Verified an SPI Master Core using UVM with simulation performed in Riviera-PRO.

  • AMBA - APB
    Verilog, SystemVerilog, UVM, Xilinx Vivado, EDA Playground

    Designed, implemented, synthesized, and verified an APB protocol using Verilog HDL and UVM.

Courses & certifications

  • AI/ML · ICTRD Kaushalpith · 2025
  • Arduino Workshop · PES University · 2022
  • Semiconductor Wafer Processing & Chip Fabrication Workshop · IISC - Bangalore · 2001
  • AI in Python · IIT Madras Pravartak · 2001

🎯 Hobbies & interests

  • Trekking
  • Badminton
  • Basketball
  • Listening to music

Explore the Broxer community

💬 Q&A Ask about roles, salaries and interviews — and help others. 👥 Circles Join discussions on skills, companies and industries. 📰 Feed Follow updates and insights from the community.
🤖
Online · instant AI help
Broxer