This page was automatically translated and may contain errors. View in English.
HCLTech

RTL Design Engineer

HCLTech

Hyderabad, Telangana, India · Tempo pieno

Sii il primo a candidarti

Esperienza
5–7 yrs
Stipendio
Aperture
1
Pubblicato
12 ore fa
Modalità di lavoro
In ufficio
Istruzione
Qualsiasi laureato
Requisiti di ammissibilità
Possono candidarsi tutti i laureati.
Riprendere
È necessario candidarsi

Dove lavorerai

Descrizione del lavoro

About the Company

HCLTech is a global technology leader that supports enterprises in transforming for the digital era. With a long history of innovation, strong customer partnerships, and a broad international delivery network, the company serves major organizations across many industries. It also emphasizes diversity, social responsibility, sustainability, and education initiatives, and operates worldwide through R&D centers and co-innovation labs.

Role Overview

The company is hiring an experienced RTL Design Engineer to contribute to the development of advanced ASIC and SoC products. This role covers the full RTL design cycle, including concept development, RTL implementation, verification, and integration.

Key Responsibilities

The engineer will develop and support RTL for complex digital blocks, work closely with verification and synthesis teams, review code for quality and consistency, and evaluate timing behavior to help ensure successful tape-out.

Technical Expectations

The role requires hands-on work with hardware description languages and a strong understanding of digital design fundamentals. Familiarity with simulation-based and formal verification, static timing analysis, and timing constraints is important for success in this position.

Qualifications

Candidates should hold a bachelor’s degree in Electrical Engineering, Computer Engineering, or a related discipline. A master’s degree is considered an advantage. The role calls for 5 to 7 years of relevant experience in RTL design for ASICs or SoCs, along with proven capability in designing and validating complex digital circuits.

Skills and Tools

Applicants should be comfortable with Verilog or VHDL, UVM or similar verification methodologies, SDC-based timing closure, and scripting languages such as Python or Perl. Strong communication, collaboration, and problem-solving abilities are also expected.

Benefits

The position offers a competitive compensation package, the chance to work on advanced technologies, a collaborative work environment, and opportunities for career development.

Eligibility

Any graduate may apply.

Location

Hyderabad, India.

Lasciate questo messaggio se desiderate una risposta: non lo useremo per nessun altro scopo.

Clicca per navigare, trascina e rilascia, oppure impasto uno screenshot

PNG, JPG, GIF, MP4, WebM, MOV · Dimensione massima 20 MB ciascuno · Fino a 5 file

🤖
Assistente Broxer
Assistenza online tramite intelligenza artificiale immediata
🤖
Risposte basate sull'intelligenza artificiale fornite da Broxer Help